Abstract-Robust methods able to extract the magnitude and frequency of the positive sequence voltage in highly distorted grids is of paramount importance in distributed power generation (DPG) systems. Phase locked loop (PLL) synchronization methods are commonly used for this purpose. PLLs can be grouped into pre-filter stage methods and filter in the loop methods. Both provide similar performance and can be designed to reject one or more disturbing harmonic components. However, compared to pre-filter stage methods, filter in the loop methods are conceptually simpler and easier to tune. Conversely, filter in the loop methods can show an unstable behavior if they are not properly designed and do not include disturbance rejection strategies when the magnitude is distorted, their use not being therefore advisable e.g. when power calculation, droop control or magnitude synchronization are needed. This paper proposes a filter in the loop synchronization technique, able to isolate the magnitude and phase of the positive sequence voltage of the microgrid/grid even under high distorted conditions. The method combines an angle-tracking observer, to obtain the positive sequence phase angle, and a scalar product to obtain the positive sequence magnitude, enhancing the disturbance rejection capability for both phase and magnitude estimation.
I. INTRODUCTION
Historically, centralized power plants have been considered the most effective and reliable way to generate electricity, the use of Distributed Power Generation (DPG) being traditionally restricted to regions lacking adequate infrastructure. However, in recent years, due to the unstoppable increased electricity demand, natural resources decrease and environmental concerns, DPG is growing steadily. Actually only 1% of worldwide energy is generated by DPG, which includes both renewable (wind, solar, etc…) as well as non-renewable (fuel cells, micro gas turbines, etc…) energy resources, meaning that, globally speaking, the new paradigm is at an early stage. Although DPG is usually related to small or medium size power plants, it is expected that in the medium term each home-user can become an autonomous entity, with the capability not only of demanding but also of injecting power into the grid, which is commonly known as micro-generation [1] . A very extended and suitable way to insert the DPGs into the electrical system is throughout microgrids. This concept was first defined in [2] as a system with renewable and norenewable energy resources, including loads, energy storage and heat, being a controllable system providing power generation, power storage and heat to a local area.
Generally speaking, a microgrid can operate in two different modes: island and grid-connected [3] . In island mode, it works as an autonomous system, the magnitude and frequency of the fundamental voltage being set by a master source or by a central controller [4] . In grid-connected mode, the magnitude and frequency of the fundamental voltage are established by the grid [3] . Estimation of the magnitude and phase of the positive sequence voltage at the point of common coupling (PCC) is of paramount importance to guarantee stable operation and precise control of the active/reactive power flows in this case.
During grid-connected operation, strict regulations regarding power quality (harmonics and unbalances), islanding detection, frequency shifts and maximum magnitude deviations must be fulfilled [7] , precise measurement of the fundamental voltage phase angle and magnitude being needed for this purpose. However, harmonics typically due to high power transients, non-linear loads or unbalances [9] , often appear in the PCC voltage, development of synchronization methods able to work efficiently under high-distorted conditions is needed, to prevent the converter to re-inject the disturbances into the microgrid/grid. Synchronization methods can be roughly classified into methods that extract the grid frequency and methods that extract the grid phase, referred as frequency locked loop (FLL) methods, and phase locked loop (PLL) methods respectively. The main drawback of the FLL methods is that they normally have a poor disturbance rejection capability against harmonic distortion [10] , strategies to overcome these limitations have already been proposed [11] . On the other hand, PLL methods typically provide disturbance rejection capabilities against harmonic and unbalanced conditions [14] , what makes them an appealing option. The PLL methods can be classified as follows: a) Methods that use a PLL in the synchronous reference frame (SRF-PLL) [15] or an angle tracking observer (ATO) [16] . This methods lock the grid phase and are generally limited to undistorted networks, since do not implement any specific disturbance rejection mechanism, such capability being achieved if needed by using a reduced bandwidth in their PLL/ATO PI controller. b) Pre-filter stage methods. They use a previous filtering stage that feeds the SRF-PLL or ATO with the goal of removing specific harmonic components. The pre-filter stage can be composed by a decoupling network [12] or a cascaded filters (real or complex coefficients) [14] , some of them allowing the extraction of harmonics [13] . c) Filter in the loop methods. These methods eliminate harmonic components by inserting a filtering stage within the SRF-PLL/ATO close-locked loop, [18] . The main drawback of these methods is that the disturbance rejection mechanism is only effective for the phase angle estimation, but not for the magnitude estimation. This can have adverse effects for power calculations or during the synchronization process, as can result in a voltage magnitude mismatch.
In this paper, a new filter in the loop synchronization method, with disturbance rejection capability for both phase and magnitude estimation is proposed, called Notched Filter in the Loop with Complex PLL (NFL-CPLL). The paper is organized as follows: Section II discusses the basics of the proposed synchronization method. Filtering process, tuning and stability analysis are presented in Section III. Simulation based analysis of the proposed method under different working conditions is presented in Section IV. Experimental results confirming the performance of the proposed method are given in Section IV. Finally, the conclusions are presented in Section V.
II. GRID SYNCHRONIZATION USING SELECTIVE CASCADE OF NOTCH FILTERS
Any three-phase balanced system (voltages and/or currents) can be expressed as a complex vector in an αβ reference frame (1) . An ideal grid will only exhibit a positive sequence voltage (n=1). However, negative sequence voltage (n=1), due to unbalanced loads, as well as higher order harmonic components (n=5, 7, 11, 13,…), due to non-linear loads like diode and thyristor rectifiers, are often found in practice, with n being the harmonic order. Fig. 1 shows the block diagram of the proposed NFOL-CPLL method, the signal processing used to estimate the fundamental voltage component magnitude and phase is explained following. a) Phase-angle estimation An ATO with a filter in the loop stage is used to estimate the phase of the fundamental component (positive sequence). For discussion purposes, it will be first assumed that the input signal, u αβ , (2), consists of the fundamental component and two harmonics, one being a positive sequence component of order m and the other a negative sequence component of order n. The error signal (3) is obtained as the vector cross-product between the input signal (U αβ ) and the estimated unit vector e j U , whose phase is the estimated phase of the input signal. The input signal (U αβ ) is normalized by dividing by the estimated fundamental magnitude (Û 1 ), making the phase error independent of the input magnitude. Assuming perfect tracking of the fundamental component, i.e. Φ uαβ =w 0 t, the error signal, (3), can be expressed as (4). When a nonlinear load is fed by a unbalanced three phase voltage system through an impedance, the voltage vector at the load terminals, u αβ , can be expressed as (5) both positive and negative odd harmonics induced in the PCC grid voltage due to the high order currents flowing across the nonlinear load (see Fig. 2a ) [19] . As a consequence, the error signal (4) (see Fig. 2a shows the relative magnitude for the spectrum of the input signal to the ATO PI controller In blue is shown the case of a balanced voltage, (harmonic 1 not being present), and in red the case of unbalanced conditions (harmonic 1 being present). Fig. 2b shows the error signal spectrum for both balanced case (blue) and unbalanced case (red) the differences being readily observable. b) Magnitude estimation To estimate the magnitude of the fundamental voltage component, U 1 , the scalar product between the grid voltage, u αβ , and the unit vector e j u is performed, with the phase angle of the unit vector being estimated by the ATO (see Fig.  1 ). A filtering stage is placed after the scalar product to provide a disturbance rejection mechanism for the magnitude estimation, this is discussed in Section III. Similarly to the phase extraction procedure discussed previously, if the input complex voltage vector is balanced (2), the scalar product will be of the form shown by (6.2). For the case of 0     , the spectrum of ε M consist of a DC component, whose amplitude is the grid fundamental voltage component (U 1 ), and a set of harmonic components located at h*6*ω 0 (h=1,2,3,…), the corresponding frequency spectrum is shown in Fig. 3 . Conversely, if the input complex vector of the magnitude estimation block is the same as an unbalancedfed nonlinear load defined in (5), the spectrum of ε M (6.3) is composed by a DC component, which amplitude is the grid fundamental voltage component (U 1 ), and harmonic components located at h*2*ω 0 (h=1,2,3,…).
III. FILTERING STAGE, TUNING PROCESS AND STABILITY

CRITERIA
As already mentioned, the frequency spectrum of the PI regulator input (4) and amplitude errors (6) will be of the form h*6*ω 0 if the grid voltage is balanced and h*2*ω 0 if the grid voltage is unbalanced, with h=1,2,3,… Cascaded second order notch filters, (13) , are used to remove specific harmonic components. The notch filter design requirements, [20] , indicates that its transfer function must have the ceros located on top of the unit circle at the notch frequency ( e  n ),and the poles located within the unit circle and near to the zeros, to assure unitary gain for the non-notch band, the nearer the poles are to the unit circle, the smaller being the bandwidth of the notch filter [20] .To reject the disturbances modeled in the previous section, a filtering stage consisting on "n" cascaded notch filters is proposed (see Fig. 4 ), their design, tuning and digital implementation, as well as their stability analysis, is addressed in this section. a) Filtering stage design The transfer function of a generic second order analog notch filter can be expressed as (7), where  sets the depth and the width of the filter and Ω n is the notch frequency. Since the proposed NFOL-CPLL method is intended to be implemented digitally, the system design and stability analysis will be performed in the discrete time domain. Tustin discretization will be used (8) to transform from the continuous domain to the discrete domain, (9) being obtained by discretization of (7). 
where ω n is the notch frequency (10), ω 0 stands for the rated grid frequency, T s and f s are the sampling time and the sampling frequency respectively, BW is the notch filter bandwidth and A -3dB is the notch filter magnitude at half squared magnitude ( The international standards for grid-connected converters, [6] , limit the maximum overall voltage harmonic distortion (THD) to 5%, with each individual harmonic magnitude being smaller than 4% for harmonic orders lower than 11 th , 2% for the harmonic orders between 11 th and 17 th , 1.5% for harmonic orders between 17 th and 23 rd , 0.6% for harmonic orders between 23 rd and 35 th and 0.3% for orders higher than 35 th . Since each notch filter adds an additional phase shift in the estimated phase angle of the fundamental voltage, it is convenient to limit the number of notch filters being cascaded. Therefore, only harmonics whose order is lower than 11 th will be considered for the filtering process. The proposed filtering stage consists of three notch filters, (9), located at ω 2 =2*w 0 (100 Hz) , ω 4 =4*w 0 (200 Hz) and ω 6 =6*w 0 (300Hz), which corresponds to -1 st , 3 rd ,-3 rd , 5 th , -5 th and 7 th harmonics of the grid voltage (see section 2). Adding new harmonic components would be straightforward.
Finally, a low-pass filter could be added to the filtering stage in order to deal with noise coming from the sensors and electronics. It is not necessary to include it within the ATO, as the PI regulator effectively acts as a low-pass filter. However, it can be placed after the scalar product used for magnitude estimation. In this case, a 300 Hz low-pass filter has been used. Fig. 6 shows the zero-pole map when (9) 
b) PI tuning and stability analysis
The tuning methodology of the PI controller to guarantee the system stability and to provide adequate dynamic response is analyzed in this subsection.
The linearized model of the proposed ATO is shown in Fig.  7 , where the ATO error, ε ϕ ( (4) and Fig. 1) , is proportional to the sine of the difference between the estimated (ϕ 
Different figures of merit were considered for the selection of G PI (s) gains K p and K i , to guarantee stability and adequate dynamic performance, including frequency based, and time based. Finally difference between phase margin and a target value (70º), PhMar, maximum overshoot, Over, and settling time, setTime were chosen. A global performance index, GPI, of the form shown by (17) was be defined, with the weights w phMar , w over and w setTim being set according to the importance given to each criteria. This is discussed later in this subsection. Color maps were found convenient for visualization purposes. The optimum value for the phase margin was selected to be 70º [22] . On the other hand, for the overshoot and time response, the lower is their value, the better is the behavior of the system. Fig. 8a shows PhMar, which is defined to be PhMar=|Phase margin70º|, i.e. the absolute value of the difference between the actual and the target phase margin, as a function of K p and K i . Figs. 8b and 8c show the overshoot in % and the settling time respectively, as a function of K p and K i . Fig. 8d shows the global performance index (17) . For the weights, w phMar , w over and w setTim , in (17) , relatively large values would normally be assigned to w phMar , since stability is key, while smaller values would be used for w over and w setTim . For the results shown in Fig. 8d , w phMar =0.9, w over =0.01 and w setTim =0.1 were used. It is observed from Fig.  8 that the color map has smooth transitions, meaning that slight changes in the controller gains do not have a sharp impact on the overall stability. The gains providing the best global performance (minimum in the color map in Fig. 8d) are K p =328.9 and K i =17.31.
IV. SIMULATION ANALYSIS UNDER DISTORTED GRID VOLTAGE CONDITIONS
Simulation results showing the validity of the theoretical analysis are presented in this section. Fig. 9 shows the proposed simulation setup. A programmable AC source was used to produce six different disturbances in the grid voltage: 1) grid frequency change, 2) grid voltage magnitude change, 3) grid unbalance, 4) harmonic conditions, 5) simultaneous change of the grid frequency and magnitude and 6) simultaneous change of the grid frequency and harmonic distortion. Simulations were performed using Matlab, Tustin transformation (8) being used for the discretization of the continuous transfer functions (Section III). For each disturbance, the performance of the proposed NFOL-CPLL method is compared with two synchronization methods: MCCF-PLL [12] and CCCF-CPLL [14] . Although a large number of synchronization methods could be found in the literature, the MCCF-PLL and the CCCF-CPLL were selected since they are methods widely used and especially indicated for highly polluted networks [14] . Both the MCCF-PLL and the CCCF-CPLL were configured to reject -1 st , -5 th and 7 th harmonics. The bandwidth of the band-stop filters was set to 7.95 Hz (50 rad/s) for all methods, while the band-pass filter for the fundamental component in MCCF-PLL and CCCF-CPLL has been set to 95.50 Hz (600 rad/s). The low-pass magnitude filter bandwidth for the proposed method is set to 300 Hz (1885 rad/s).
Since the CCCF-CPLL method uses the same ATO as the proposed method, the same tuning parameters have been used in both cases. Also the same tuning methodology as describe in the previous section was used for the MCCF-PLL, the optimal gains for the PI obtained being K p =231.42 and K i =8.37.
The applied disturbances have been selected according to grid codes limits [23] [24] [25] (see Table I , where the clearance time refers to the detection and disconnection time from the
main grid). Simulation results are shown in per unit, the rated grid voltage and frequency being 220 V and 50 Hz respectively. The magnitude, frequency and phase error signals will be shown as these signals are relevant for different purposes, including synchronization, magnitude/frequency restoration, droop control, power calculation, etc… Ramp-like and step-like frequency changes were used for the frequency deviation test (Fig. 10) , with the voltage magnitude being kept constant. The corresponding profiles are shown in Fig. 10a and 10b . they include a frequency ramplike change of 3 Hz in 0.2s and a step-like change of 6 Hz (see Table I ), which are intended to emulate the inertia of synchronous generators and/or the connection/disconnection of large loads in weak grids or islanded and droop-controlled microgrids [26] . Table I shows the maximum deviations allowed for the magnitude for grid-connected systems. The profile used to check out the performance of the methods in the event of changes in the magnitude is shown in Fig. 11b , with the frequency kept constant (Fig. 11a) .
While all the transient response three methods being compared is correct for the case of ramp-like changes, a high frequency oscillation shows up in the tracked frequencies, magnitudes and phases for the case of step-like variations, that fade away in a few ms.
Unbalanced conditions are caused mainly by unbalanced loads and single phase loads, which create unbalanced load currents, eventually resulting in non-symmetrical voltage drops in the phase voltage. The voltage unbalance factor (VUF) is usually defined as the ratio between the negative sequence and the positive sequence voltage components [27] , the acceptable limits being shown in Table I (4%) . Two voltage unbalance factor values were tested (see Fig. 12b ), with the frequency remaining unchanged (see Fig. 12a ). First, a 4% maximumnormative unbalance factor was used during 1s<t<2s, then a 10% upper-normative unbalance factor was used during t>2s. The unbalance rejection capability of all of the tested methods is high, both in estimated magnitude (Fig. 12c) , frequency (Fig. 12d) and phase (Fig. 12e) . Historically, electric machines (mainly transformers to a lesser extent, electric machines) were the main sources of harmonics in power systems, however, the power electronic equipment that is commonly used nowadays, has become one of the primary sources for harmonic distortion. Section III-a and Table I describe the maximum harmonic distortion allowed for grid-connected equipment. Fig. 13 shows the simulation results when a 5 th harmonic is applied, its magnitude being shown in Fig. 13b , the fundamental frequency remaining constant (see Fig.13a ).
It is observed from Fig. 13 that MCCF-PLL and CCCF-PLL methods do not completely reject the injected harmonics, oscillations being observed both in magnitude and frequency (Figs. 13c, d) up in the estimated phase due to the low-pass filter behavior of the integrator (Fig. 13e) . Fig . 15 shows the simulation results when frequency deviations (Fig. 15a) and a 5 th harmonic (Fig. 15b) are applied simultaneously. This test is intended to confirm the harmonic rejection capability for the case of errors in the frequency. It is noted from Fig. 15c, 15d and 15e that the results both all the three methods follow the tendency shown in Fig. 10a and Fig.  13d .
To summarize the simulation results, the proposed method shows a good transient magnitude tracking capability with zero steady state error. On the contrary, the other two methods show a small (<1%) steady state magnitude error, as well as oscillations in the estimated magnitude when there are disturbances. All the three methods show similar frequency tracking capability, with negligible steady-state errors.
It is confirmed that the harmonic and unbalance rejection capability of the proposed NFOL-CPLL method is good, even for disturbances beyond the grid codes limits, also showing good response to changes in the frequency.
The major differences among methods occur for the phase delay due to the filtering stage. The proposed method and the MCCF-PLL introduce a phase delay of ≈1.7 deg, while the delay introduced by the CCCF-PLL method is significantly larger, ≈8 deg. It is noted however that these offsets can be estimated from the filters transfer functions and further compensated for.
V. EXPERIMENTAL RESULTS
In this section the experimental results showing the performance of the synchronization methods being analyzed are presented. The experimental setup is shown in Fig. 16 . The resonance frequency for both LCL filters is 575 Hz. A sampling frequency of 10 kHz was used, which is equal to the switching frequency. The master inverter is configured to produce the same disturbances discussed in the previous Section. The different synchronization methods have been tuned using the optimization strategy described in the Section II. 17 shows the experimental results under ramp-like (t=1, 4s) and step-like (t=2, 3s) frequency deviations. It must be noted that a slight increase during transients of both the frequency and phase errors are readily observed when the steplike frequency changes are applied, which fade away in a few ms. This type of deviation is unlikely to occur in practice due to the large inertia of power generators. A negative sequence component was injected by the master inverter, its magnitude being shown in Fig. 19b. Fig. 20 contains the experimental results when a 5 th harmonic, is injected by the master inverter, its magnitude being shown in Fig. 20b , the frequency being constant (Fig. 20a) .
Simultaneous changes in the frequency (Fig. 21a) and magnitude (Fig. 21b) Finally, frequency changes ( Fig. 22a) and harmonics ( Fig.  22b) are applied simultaneously. It is observed that the proposed method exhibits the best overall performance both in steady state and during transients, showing both good response to changes in the frequency and good harmonic rejection capabilities. It is concluded that there is a good agreement between simulation and experimental results. Table II summarizes the conclusions for each method. All the three methods show good performance, although the proposed NFOL-CPLL method exhibits the best transient response capability, negligible steady-state error and better noise cancellation, both in the estimated magnitude frequency and phase, compared to the other two methods.
Computational requirements for each method are also shown in Table II , the proposed method was configured to reject -1st, 3rd,-3rd, 5th, -5th and 7th harmonics (see Section III) while CCCF-CPLL and MCCF-PLL methods were configured to reject only the -1st, 5th and 7th harmonics. 
VI. CONCLUSIONS
A filter in the loop synchronization based method is presented in this paper. The method is based on a notch-filter in the loop stage to eliminate disturbances and a complex PLL to extract the frequency/phase of the fundamental voltage component. A magnitude extraction block based on a scalar product to obtain the positive sequence amplitude of the grid voltage has also been proposed.
The design of the filtering stage, tuning of the controller and stability of the method has been discussed. Six different types disturbances have been tested to verify the validity of the proposed method. It is concluded from these tests that the method shows an excellent overall performance, complying with international detection standards. 
